Abstract -Using self-consistent atomistic quantum transport simulations, the device characteristics of n-type and p-type germanane (GeH) field-effect transistors (FETs) are evaluated. While both devices exhibit near-identical off-state characteristics, n-type GeH FET shows ∼40% larger on current than the p-type counterpart, resulting in faster switching speed and lower power-delay product. Our benchmark of GeH FETs against similar devices based on 2D materials reveals that GeH outperforms MoS 2 and black phosphorus in terms of energy-delay product (EDP). In addition, the performance of GeH-based CMOS circuit is analyzed using an inverter chain. By engineering power supply voltage and threshold voltage simultaneously, we find the optimal operating condition of GeH FETs, minimizing EDP in the CMOS circuit. Our comprehensive study, including material parameterization, device simulation, and circuit analyses, demonstrates significant potential of GeH FETs for 2D-material CMOS circuit applications.
I. INTRODUCTION
T WO-DIMENSIONAL (2D) semiconductors such as transition metal dichalcogenides and black phosphorus have been in the spotlight for electronic device components of next-generation complementary metal-oxidesemiconductor (CMOS) technology due to their intriguing electrical and mechanical properties [1] , [2] . For instance, a microprocessor based on molybdenum disulfide (MoS 2 ) has been demonstrated, exhibiting significant potential of 2D semiconductors for integrated circuits [3] . Recently, a new family of 2D materials based on group-IV such as germanane (GeH) and silicene has emerged [4] - [6] . GeH is a light-effective-mass material (m e * < 0.1m 0 ), and an exceptionally high carrier mobility (>18,000 cm 2 /V·s) is theoretically predicted [4] , while measured mobility of GeH field-effect transistor (FET) is still limited to much lower values (30 cm 2 /V·s) [7] . With regard to device performance, promising characteristics of GeH FETs have been predicted for high-performance applications [8] - [10] . Although n-type GeH FETs have been carefully investigated based on atomistic quantum transport simulations [8] , in-depth understanding of p-type GeH device is currently absent from the field. Notably, GeH has heavy holes and light holes, which cannot be captured with semiclassical models [10] . Moreover, to assess the GeH-based CMOS circuit performance, the characteristics of both n-type and p-type transistors should be accurately evaluated using rigorous atomistic quantum transport simulations. The overall goal and the key contribution of this study is to assess GeH-based CMOS technology through rigorous quantum transport simulations of both n-type GeH FET (NMOS) and p-type counterpart (PMOS). For this, first ntype and p-type GeH FETs are investigated individually using self-consistent atomistic quantum transport simulation with tight-binding (TB) parameters extracted from density functional theory (DFT) bands. Second, intrinsic device performance metrics such as intrinsic delay and power-delay product are evaluated and compared against other similar 2D material devices. Finally, circuit-level analyses are conducted to optimize the operating condition of GeH FETs by engineering power supply voltage (V D D ) and threshold voltage.
II. SIMULATION METHODS
Electronic properties of GeH are described by TB parameters, which have been achieved through numerical fitting of the DFT band structure [8] . Transport properties are simulated based on the non-equilibrium Green's function (NEGF) method within a TB approximation, while selfconsistent electrostatic potential is achieved by solving the Poisson's equation alongside the transport equation [11] . The following parameters are chosen for a nominal device: Monolayer GeH is used for the active material of the device. Channel length (L ch ) is 15 nm and source/drain extensions are 20 nm. 3.85-nm-thick Al 2 O 3 (κ = 9) is used with a single-gate geometry. Source/drain doping concentration is 8.25×10 12 cm −2 for the n-type device, whereas a higher doping concentration of 1.65×10 13 cm −2 is used for p-type GeH considering its larger density of states (DOS). Ballistic transport is assumed due to the relatively short channel length considered in this study. A supercell, consisting of two 0741-3106 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. unit cells [ Fig. 1(a) ], is chosen to construct a Hamiltonian matrix (H) for the NEGF simulation. The left panel of Fig. 1(b) presents the band structure of the GeH supercell based on both DFT and TB, exhibiting the accurate description of electronic states with TB parameters, which is inherently impossible in semi-classical models. The right panel of Fig. 1(b) shows the DOS of GeH, which reveals that the DOS near the valance band edge (E v ) is ∼6× larger than that near the conduction band edge (E c ). In addition, the velocity of carriers is also plotted in the inset of Fig. 1(b) , where it can be seen that electrons have significantly higher velocity than holes. Figure 2(a) shows the transfer characteristics of n-type and p-type GeH FETs in both a logarithmic scale (left axis) and a linear scale (right axis). While both devices exhibit near-ideal switching characteristic (SS ∼68 mV/dec), it is observed that NMOS has ∼40% larger on current than PMOS. To understand this, energy-resolved current . It is observed that NMOS has a wider current spectrum compared to PMOS due to the lower potential barrier at the same |V G |. This is attributed mainly to the smaller DOS of n-type GeH, making the modulation of potential barrier by the gate easier. Although charge density in NMOS is limited by its small DOS, NMOS exhibits larger I on than PMOS due to fact that the gain in the carrier velocity overcomes the loss in charge density [8] . Notably, high carrier velocity in NMOS is the result of both large injection velocity (as shown in the inset of Fig. 1(b) ) and large energy window for current flow as explained above. To evaluate both on and off states simultaneously, we plot I on vs. I on /I o f f in Fig. 2(d) by shifting the V D D window [dotted lines in Fig. 2(a) ], which exhibits that NMOS outperforms PMOS device. For the same I on = 500 μA/μm, NMOS shows I on /I o f f = 1.2×10 5 , which is larger than that of PMOS by ∼1 order of magnitude.
III. RESULTS
It will be instructive to investigate the intrinsic performance of the individual GeH FET before circuit-level performance is discussed. Here we evaluate two important device performance metrics: intrinsic delay (τ ) and power-delay product (PDP), which correspond to the intrinsic limitation of switching speed and the dynamic power dissipation, respectively. Utilizing the simulation results, the intrinsic device characteristics are evaluated as τ = (Q on − Q of f )/I on and PDP = (
where Q on and Q o f f are the charges at on and off state, respectively [12] . Figure 3(a) shows τ vs. I on /I o f f for NMOS and PMOS at a constant |V D D | = 0.5 V. Switching speed, or inverse of the delay, of both devices monotonically increases as the V D D window shifts from the subthreshold to the super-threshold region. It should be noted that switching speed of NMOS is faster than that of PMOS at high gate voltages, which is mainly due to the larger on current of NMOS as shown in Fig. 2(a) . PDP vs. I on /I o f f is shown for NMOS and PMOS in Fig. 3(b) , where switching energy increases commonly for both NMOS and PMOS as the device switches at higher gate voltages. It was observed that NMOS needs less energy to be switched. It should be noted that the non-monotonic behaviors observed at large delay and small PDP in Figs. 3(a) and 3(b) are attributed to the tunneling component existing at low gate voltages as shown in Fig. 2(a) , which is consistent with a previous report [8] . We also plotted PDP-delay trade-off curves in Fig. 3(c) , which manifests the inverse relation of switching energy and delay. Energy-delay product (EDP) of transistor is a figure of merit for the intrinsic device performance. The optimal point can be determined at τ = 46.3 fs and PDP = 11.7 aJ/μm for NMOS and at τ = 46.1 fs and PDP = 28.7 aJ/μm for PMOS, where a product of PDP and τ becomes minimum for each device. These optimal points of GeH-based NMOS and PMOS are plotted in Fig. 3(d) , in which other similar 2D semiconductor devices, namely MoS 2 FETs [13] and black phosphorus (BP) FETs [14] , are also included for comparison along with the ITRS 2024 requirement [15] . In general, 2D-material FETs have fast switching speed and low switching energy as compared to the ITRS 2024 requirement. Among them, GeH FETs exhibit the best performance with the lowest EDP (<2×10 −30 J·s/μm).
Next, we discuss the circuit-level performance of GeH FETs. We use normalized propagation delay (τ Norm ), normalized energy (E Norm ) and normalized energy-delay product (EDP Norm ) for the circuit-level figure-of-merits (FOMs), following the method used for a similar study [16] , [17] . While τ Norm can be decreased by increasing I o f f (i.e., reducing threshold voltage), it comes with the cost of increasing E Norm since the normalized leakage energy becomes dominant in the super-threshold region as shown in Fig. 4(a) . Therefore, by considering τ Norm and E Norm simultaneously, the optimum point can be determined. Fig. 4(d) . EDP Norm vs. Fig. 4(f) . By performing computationally intensive device simulations for different power supply voltages and through careful circuit analyses, the minimum EDP Norm of 0.14 J·s/(F 2 /mm) has been achieved at V D D = 0.32 V and V m = 0.78 V for the GeH-based CMOS inverter chain.
IV. CONCLUSION
In this work, monolayer GeH NMOS and PMOS are evaluated for CMOS technology, based on self-consistent atomistic quantum transport simulations. While both NMOS and PMOS have excellent switching characteristics (SS ∼68 mV/dec), n-type GeH exhibits ∼40% better on-state performance due to its high carrier velocity, compared to the p-type counterpart. We also calculated intrinsic delay and switching energy of GeH FETs and compared with similar 2D material FETs, exhibiting clear benefits of GeH over MoS 2 and BP in terms of energy-delay product. Furthermore, by engineering V D D and threshold voltage, we identified the optimal operating condition of GeH FETs to minimize energy-delay product in CMOS circuits. Our comprehensive study covering material, device and circuit suggests that germanane can be a significant contender for electronic devices of next-generation CMOS technology.
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